STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JESD47L

Published: Dec 2022

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

Committee(s):JC-14, JC-14.3

Available for purchase:$87.38 Add to Cart

To help cover the costs of producing standards, JEDEC is now charging for non-member access to selected standards and design files. Most of the content on this site remains free to download with registration. Paying JEDEC member companies enjoy free access to all content.Learn more and apply today.

Paying JEDEC Members mayfor free access.

Document Information

Standards & Documents Assistance:

Published JEDEC documents on this website areself-serviceand searchable directly from thehomepageby keyword or document number.

Click herefor website or account help.

For other inquiries related to standards & documents emailAngie Steigleman.

Baidu